Boekhandel Douwes Den Haag

Advanced HDL Synthesis and SOC Prototyping

RTL Design Using Verilog

Vaibbhav Taraate

Advanced HDL Synthesis and SOC Prototyping

Advanced HDL Synthesis and SOC Prototyping

RTL Design Using Verilog

Advanced HDL Synthesis and SOC Prototyping

 

This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks. It covers the complex RTL design scenarios and challenges for SOC designs and provides practical information on performance improvements in SOC, as well as Application Specific Integrated Circuit (ASIC) designs.


Langere levertijd

€ 179,75

Levertijd circa 6 tot 12 dagen


Beschrijving Advanced HDL Synthesis and SOC Prototyping

This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks. It covers the complex RTL design scenarios and challenges for SOC designs and provides practical information on performance improvements in SOC, as well as Application Specific Integrated Circuit (ASIC) designs.


ISBN
9789811087752
Pagina's
307
Verschenen
NUR
950
Druk
1
Uitvoering
Hardback
Taal
Engels
Uitgever
Springer Verlag, Singapore

Technische wetenschappen